
1997 Microchip Technology Inc.
DS30272A-page 21
PIC16C71X
4.2.2.5
PIR1 REGISTER
This register contains the individual ag bits for the
Peripheral interrupts.
Applicable Devices
710 71 711 715
Note:
Interrupt ag bits get set when an interrupt
condition occurs regardless of the state of
its corresponding enable bit or the global
enable bit, GIE (INTCON<7>). User soft-
ware should ensure the appropriate inter-
rupt ag bits are clear prior to enabling an
interrupt.
FIGURE 4-11: PIR1 REGISTER (ADDRESS 0Ch)
U-0
R/W-0
U-0
—
ADIF
—
R
= Readable bit
W = Writable bit
U
= Unimplemented bit,
read as ‘0’
- n = Value at POR reset
bit7
bit0
bit 7:
Unimplemented: Read as '0'
bit 6:
ADIF: A/D Converter Interrupt Flag bit
1 = An A/D conversion completed
0 = The A/D conversion is not complete
bit 5-0: Unimplemented: Read as '0'